Dynamic power management on LDPC decoders

Amador, Erick; Knopp, Raymond; Rezard, Vincent; Pacalet, Renaud
ISVLSI 2010, IEEE Computer Society Annual Symposium on VLSI, July 5-7, 2010, Lixouri Kefalonia, Greece

This paper presents a dynamic power management strategy for the iterative decoding  of low-density parity-check (LDPC) codes. We propose an online algorithm for adjusting the operation of a power manageable decoder. Decision making is based upon the monitoring of a convergence metric independent from the message computation kernel. Furthermore we analyze the feasibility of a VLSI implementation for such algorithm.  Up to 54% savings in energy were achieved with a relatively low loss on error-correcting performance.

 


DOI
Type:
Conférence
City:
Lixouri Kefalonia
Date:
2010-07-05
Department:
Systèmes de Communication
Eurecom Ref:
3144
Copyright:
© 2010 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

PERMALINK : https://www.eurecom.fr/publication/3144