Toward a methodology for unified verification of hardware/software co-designs