Ecole d'ingénieur et centre de recherche en Sciences du numérique

Information leakage on shared hardware: Evolutions in recent hardware and applications to virtualization

Maurice, Clémentine


In a virtualized environment, the hypervisor provides isolation at the software level, but shared infrastructure makes attacks possible at the hardware level. Side and covert channels are well-known issues of shared hardware, and in particular shared processors. However, they rely on microarchitectural features that are changing with the different generations of hardware. The last years have also shown the rise of General-Purpose computing on Graphics Processing Units (GPGPU), coupled to so-called cloud environments. This thesis explores these recent evolutions and their consequences in terms of information leakage in virtualized environments. We first investigate the recent processor microarchitectures. Our first contribution is C5, a cross-core cache covert channel, evaluated between virtual machines. Following this work, our second contribution is the reverse engineering of the complex addressing function of the last-level cache of Intel processors, rendering the class of cache attacks highly practical. In the last part, we investigate the security of GPU virtualization. Our third contribution shows that virtualized environments are susceptible to information leakage from the GPU memory.  

Document Hal Bibtex

Titre:Information leakage on shared hardware: Evolutions in recent hardware and applications to virtualization
Département:Sécurité numérique
Eurecom ref:4722
Copyright: © TELECOM ParisTech. Personal use of this material is permitted. The definitive version of this paper was published in Thesis and is available at :
Bibtex: @phdthesis{EURECOM+4722, year = {2015}, title = {{I}nformation leakage on shared hardware: {E}volutions in recent hardware and applications to virtualization}, author = {{M}aurice, {C}l{\'e}mentine}, school = {{T}hesis}, month = {10}, url = {} }
Voir aussi: